A new CMOS circuit strategy for very low-voltage Pulse-Duration Modulators (PDM) is proposed. Optimization of voltage supply scaling below the sum of threshold voltages is based on Instantaneous Log Companding processing through the MOSFET operating in weak inversion. A 1 V VLSI PDM circuit for very lowvoltage audio applications such as Hearing Aids is presented, showing good agreement between simulated and experimental data.
Introduction
Pulse-Duration Modulation (PDM) processing is of special interest in output power stages for Class-D driving of low-impedance loads. Particularly, portable low-power VLSI system-on-a-chip applications like Hearing Aids require this type of signal modulation in order to extend battery life. Unfortunately, most existing CMOS solutions do not allow goodenough low-voltage compatibility for real single battery cell operation (down to 1.1 V) [1] [2] [3] , requiring supply multipliers which tend to decrease power efficiency, and increase both external components and Si area overhead as well. Other reported proposals make extensive usage of resistors or bipolar devices [4,5] . A novel very low-voltage CMOS circuit strategy for PDM is presented here in the frame of the general Instantaneous Companding theory [6] . The proposed implementation is based on the MOS transistor operating in the weak inversion region to optimize both the voltage supply scaling and the current consumption.
Principle of Operation
In general, a PDM signal (y out ) can be obtained from a 1-bit comparison between the base-band input (y in ) and a higher frequency triangle waveform (y tri ) as depicted in Fig. 1 . The signal y tri may be generated by integrating a constant reference (y ref ), which is periodically inverted according to an output window (y th min , y th max ).
Due to the very low-voltage capabilities wanted for the circuit, a Log Companding approach is selected here to compress the internal voltage dynamic range. At this point, the MOS transistor operating in subthreshold region is proposed as the main basic building block to implement such type of signal processing. In particular, the Gate-Driven (GD) law from the general study presented by these authors in [7] will be used here as the companding function (F):
where the Threshold Voltage (V TO ), Current Factor (β), Subthreshold Slope (n) and Specific Current (I S ) are defined according to the EKV device model [8] . Now, the externally linear description in the y-domain (i.e., current I ) of Fig. 1 must be translated into the compressed internal signal (i.e., voltage V ). Since comparators are easily implemented in current mode, efforts are focused on the synthesis in the compressed V -domain of the following integrator equation:
where τ stands for a generic Time Constant. After applying the Companding function F from (1), the above state-space equation is translated to:
In case of storing the compressed signal V tri across a grounded linear capacitor (C), expression (3) can be understood as a non-linear transconductance driving C:
where I tun stands for the tuning current, which controls the period of the triangular oscillator (T tri ) according to:
Low-Voltage CMOS Implementation
The integrator equation in (4) can be implemented through the general basic building blocks developed by these authors in [7] . However, in our particular case of constant input (I ref ), a more compact realization is proposed in Fig. 2 , where all marked MOS pairs are assumed to operate in weak inversion saturation. The triangle generator is displayed at the upper part of the figure and built through transistors M1 to M18. This oscillator consists of: the input compressor M1 generating V ref , the non-linear transconductance pair M4-M5 driving the integrator capacitor C, and the output expander M2 attached to the compressor common reference thanks to the low-impedance source M3 and M12. Transistor M11 is used to ensure proper operation of telescopic devices M12 and M13. Oscillation is forced by the feedback window comparator M15-M16, which alternatively changes the sign of the slope stored in a D-type flip-flop (DFF). A safe startup signal (V start ) should be required at the flip-flop for a proper initialization. Such memory element sets the charge and discharge phases of the capacitor C by switching the mirror M9-M10, so I cap = ±I D4 . The resulting Log compressed and expanded triangle waveform can be seen in Fig. 3 .
An impedance adapter, made of devices M19 to M24 in the lower part of Fig. 2 , is also included to ensure low-enough input impedance. Such feature is of special interest in case of requiring an additional V /I conversion of the incoming signal, which can be performed with just a simple series resistor (and eventually a decoupling capacitor) as indicated in the same figure in dashed lines. The output PDM signal (V PDM ) is computed from the 1-bit voltage quantization of (I tri − I in ). A proper quiescent bias I bias = (I th max + I th min )/2 must be designed to obtain a 50% PDM output in silence. Also, a typical structure for audio applications is depicted in Fig. 2 , where a digital buffer stage is fed by the V PDM signal to operate the output receiver in Class D.
Design Example
Based on the circuit strategy proposed in previous section, a 100 KHz Class-D output stage for 1.1 V VLSI Hearing-Aids-on-a-chip has been implemented. In this case, a single slope (i.e., sawtooth) oscillator has been built with design parameters I bias = 1 µA, I tun = 100 nA, C = 5 pF and I th = 4 µA. The complete PDM circuit has been integrated in a 1.2 µm VLSI CMOS double-metal double-polySi process as depicted in Fig. 4 , where device area is about 0.10 mm 2 without considering digital power buffers. All boxed
